Small analog-to-digital converter (ADCs) are very popular when they are required in many interfaces or system designs. Ever since the system-on-chip (SOC) became one of the major trends in chip designs, the demand for small and less power draining ADCs has urgently emerged. The area factor is particularly critical when it comes to the cost issue. In this paper, a small but stable ADC intellectual property (IP) macro design is proposed wherein a binary search scheme is utilized to produce the ADC function. A total of eight cycles are needed to convert the analog signal based upon simulation results. A physical chip is fabricated to verify the correctness of our design.
INTRODUCTION
Ever since the emergence of system-on-chip (SOC) design methodology, the demand of efficient intellectual property (IPs) became urgent when it comes to the integration of mixed-signal interface IC or system designs. One of the key IPs is the macro design of analog-to-digital converter (ADCs), which are widely used in interface designs. Prior works to improve ADCs are mainly focused on speed and bit length by using alternative architectures, e.g. pipelined, flash, delta -sigma modulation, etc [2, 3] . If the mentioned ADCs are to be incorporated with other design modules, e.g. codecs or microprocessors, on a single chip, the area factor will appear. Hence, we propose a simple ADC design method that is able to provide an area efficient solution with reasonable conversion cycles. Also, the proposed design approach can be expanded to a longer data length at the expense of linear hardware overhead. Meanwhile, a real chip design for 8-bit ADCs using our design approach is given together with successful and convincing simulation results. The chip has been approved by Chip Implementation Center (CIC) of National Science Council (NSC) and fabricated by United Microelectronics Co. (UMC). The testing results turn out to be very appealing.
AREA-SAVING ADC DESIGN

Binary Searching Method
A simple approach to design an efficient ADC is to utilize a digital-to-analog converter (DAC). Take an 8-bit conversion as an illustrative example. The entire ADC conversion procedure is as follows.
1. Use the DAC to produce a reference voltage, V r , given input digital data as 10000000. 2. Compare the input analog voltage, V i , with V r . 3. If V i . V r the first bit is set to 1. Then the input data to the DAC is 11000000. By contrast, if V i , V r ; then the first bit is set to 0. Then the input data to the DAC is 01000000. 4. Repeat the procedure of generating the reference voltage, comparing two voltages, and set the input digital data for eight times. 5. The conversion result will be kept in designated FFs after eight cycles.
The entire binary searching concept is graphically shown in Fig. 1 Although the complexity of the design looks severe, most of the hardware units are reusable.
Circuit Implementation
In order to implement the mentioned design approach, two sets of DFFs are required. One set of nine DFFs is composed of a byte-wide P 7 -P 0 whose outputs of are fed into the clock pins of the other set of eight DFFs, B 7 -B 0 , respectively, and one single P X . Thus, two major functions of P i 's and P X can be achieved. Firstly, a zero pulse train generated by P i 's and P X , as shown in Fig. 2 , preset the B i 's sequentially in each cycle. Then, the total eight outputs of B i 's are fed into the following DAC to generate a reference voltage. Secondly, owing to that the outputs of this set of DFFs are fed into the clock and preset pins of the other set of eight DFFs, B 7 -B 0 , such that the comparison result bit generated by OP-AMP can be locked in its corresponding B i DFF, where i ¼ 7. . .0: The entire design is shown in Fig. 3 . Restated, PREB is the signal to start the entire ADC cycle so that it is also used as either preset or clear signal for the DFFs. Another feature of the proposed ADC is that the DFFs used in the entire design are back-to-back inverter-based flip -flops, which consume less chip area than master -slave style flip -flops. For instance, the schematic of P 7 is shown in Fig. 4 where the first inverter pair loop is controlled by a clock-triggered NMOS, while the second inverter pair loop is controlled by a clock-triggered PMOS. By contrast, the path from signal D to the first inverter pair is controlled by another lock-triggered PMOS, while the output of the first inverter pair to the input of the second inverter pair is controlled by another clock-triggered NMOS. Then, the input data, "D", will be latched at the falling edge of the clock, and the output data will be ready at the rising edge of the clock.
Design of Various DFFs
Though the area-saving design is our main focus, the sacrifice regarding delay (speed) should not be too large. Thus, the designs of DFFs are targeted on latching the input data at the falling edge, and delivering data at the rising edge. In order to achieve such a function, the DFFs used in Fig. 3 are categorized into three various designs.
(1) DFF for P 7 : When CLEAR is low, the Q of P 7 is connected to GND. That is, the Q is cleared to be "0". (2) DFF for P 6 -P 0 and P X : When PRE is low, the Q's of these DFFs are preset to be "1" because the PRE will turn on the connection between Q and VDD. The schematic diagram of these FFs are shown in Fig. 5 . (3) DFF for B 7 -B 0 : When PRE is low, Q is shorted to VDD to preset the DFF. When CLEAR is high, the FIGURE 5 Schematic of P 6 , P 0 and P X .
FIGURE 6 Schematic of B 7 , B 0 .
output of the first inverter pair is cleared to be "0" given clock ¼ "1". The circuit of these DFFs is shown in Fig. 6 .
Considerations of the Single-shot Conversion
a. The output Q 7 of DFF P 7 is generated as the top stripe in Fig. 2 when PREB is activated. The low pulse of Q 7 is also connected to the clear input of B 6 -B 0 through an inverter to clear these DFFs. b. The clear signal of B 7 which keeps the MSB of the conversion result is always grounded such that it will not be affected by any of the following conversion steps. c. The output Q i of each P i , is connected to the input "D" of P i21 to propagate a low pulse such that the waveforms of Fig. 2 can generate. d. The output Q i of each P i is connected to the "CLK"
and "PRE" of the corresponding B i such that the resulted bit of the (8 2 i )th conversion step will be latched at the B i DFF. Note that i ¼ 7. . .0: e. The function of P X is to keep the conversion result for an extra cycle for the purposes of observibility and testability. Another function is to feed a "0" to P 7 at the start of the entire conversion procedure.
Theoretical Analysis
Compared to prior ADC designs, [2 -4,7] , our proposed ADC possesses the area-efficient edge according to the theoretical analysis results tabulated in Table I . The staircase approach and the resistor string approach generate a delay growing exponentially with n. On the other hand, the fast flash approach demands too many OP-AMPs and resistors that usually occupy too much chip area. Our design provides a reasonably fast solution for the embedded ADC (Table II) with the area penalty growing linearly with n.
SIMULATION AND IMPLEMENTATION
Chip Implementation
The proposed ADC design is implemented with UMC. 2P2M 0.5 mm CMOS technology. The design tools are CADENCE OPUS, DRACULA and HSPICE. The layout is shown in Fig. 7 . The characteristics of this chip is tabulated as follows.
Notably, in order to prevent any possible noise coupled from digital circuits to the analog circuits, the guard ring is inserted around the analog part of the chip, which is also shown in Fig. 7 . Meanwhile, the pin assignment is also given in Table III . The proposed design has been approved by CIC of NSC to be fabricated by UMC given the chip number: U05-88D-05u. Figures 8 and 9 show an example of conversion using the proposed ADC design. The former reveals the clear waveforms when the input voltage is close to the lower bound of the working range, while the latter shows the scenarios when given an input voltage close to the upper limit.
Speed (Delay) Simulations
Comparison with Other Designs
Table IV tabulated a comparison between our proposed ADC design with other recently announced ADCs. Note that the measurement of "Area/Bit" indicates how much TABLE I The hardware cost analysis of different ADCs (n is the number of conversion bits).
Staircase [2] Flash [3] Resistor string [4, 7] Ours The converted byte-wise result VDD, GND Digital power pairs area is required to convert a bit, which is considered an important factor in embedded ADC designs. According to Table IV, our design indeed possesses the lowest "Area/Bit" ratio in this ADC chip design. The proposed ADC also has the second best power dissipation performance next to Nys's design [8] .
Chip Testing and Measurement
The physical die photo of the proposed ADC chip is shown in Fig. 10 . We used HP 1660 CP analyzer/pattern generator to test the chip. Figures 11 and 12 shows the measured results of the given input voltage 0.962 and 0.470 V, respectively. The results of A to D-conversion are 0011 -1111 and 0000 -1001 correspondingly. These results verify the correctness and functionality of our design.
CONCLUSION
The proposed binary searching design method not only provides a simple solution for embedded ADC circuits, but also shows superiority regarding area and power factors. In addition, the design approach can be easily expanded to a wider data length when needed. The physical chip proves the proposed design.
